메뉴 건너뛰기

공사박사

CONSTRUCTION
& with PLEASURE.

즐거운 공사를 위해 공사박사가 함께 합니다.

SATISFACATION
TOGETHER

공급자&수요자 모두가 만족합니다.

OVER 10 YEARS
MASTERS

10년 이상의 장인들과 함께 합니다.

ONE MORE
VISIT & MEET

한번 더 방문해서 만나고 싶은 인연을 만들어갑니다.

?

단축키

Prev이전 문서

Next다음 문서

크게 작게 위로 아래로 댓글로 가기 인쇄
?

단축키

Prev이전 문서

Next다음 문서

크게 작게 위로 아래로 댓글로 가기 인쇄
Extra Form
모집종류 rubygreathouse@gmail.com
작업종류 34,2258,16603
1 Introduction

move old files softwareFPGA devices combine ASIC's high performance and microprocessor flexibility, not only with rich logic resources, but also for easy and flexible configuration. Active configuration Although the configuration is fast, easy to implement, but did not play a flexible FPGA configuration features, suitable for FPGA applications for a single application, and large-capacity configuration of the chip and its occupied circuit board area also brought a higher The passive configuration method requires the use of external control units to generate configuration timing, the implementation is generally more complex, and in the current common program, often due to interface rate limit [1] or the use of microprocessors involved in data transmission and other reasons, resulting in configuration The speed is not high.

USB2.0 protocol in the current PC peripheral interface program is very popular, it supports high-speed, multi-channel, multi-type data transmission, you can easily build a high-performance data transmission channel and flexible control channel.

This paper presents a USB interface based FPGA SelectMap (parallel passive) configuration of the program, not only has a passive configuration flexibility, low design cost characteristics, and to achieve a simple, fast configuration. (XC3S5000) as the configuration target, the use of Cypress EZ-USB FX2LP as a USB device chip, and use its internal large-capacity endpoint FIFO, under the control of the GPIF state machine, the realization of the program, the use of the Xilinx Spartan3 series of the largest capacity of 500 million gate FPGA (XC3S5000) A high-performance configuration data transmission channel. The configuration process is controlled by the designed USB request. This configuration has the advantages of simple development, low cost, fast speed and flexible use, and has strong practicability.

2. The overall design of the system

The overall design of the system

As shown in Figure 1, the system uses the USB channel to connect the host computer and EZ-USB. EZ-USB is a high-speed USB peripheral chip, which supports the USB protocol described in all four transmission modes, and has a 64Byte control transmission dedicated endpoint, 2 cache for the 64Byte ordinary endpoint and 4 cache up to 1KB , And can be four times the buffer of large data transfer from the endpoint to the peripheral (FPGA) process, if the use of USB device chip embedded 8051 MCU transfer, then the fastest 8 clock cycles to transmit a byte of data [2], the 8051 clock cycle in the case of 48MHz, the transmission speed of 6MB / s, much smaller than the USB channel transmission rate, will become a bottleneck and can not play the USB transmission channel high transmission rate advantage; and if the bit width For the 8bit FIFO to transmit, then the fastest case, each clock cycle can transmit a byte of data [2]. In EZ-USB, the large endpoint cache can be used as the endpoint FIFO directly connected to the FPGA configuration data input port to form a high-speed transmission channel, the endpoint FIFO read and write timing can be generated by the EZ-USB embedded GPIF [4] (General Programmable Interface) , MCU can not participate in the endpoint to the FPGA data transfer, only play the role of configuration and control, FIFO bit width of 8bit, GPIF clock frequency of 48MHz, the transmission rate of 48MB / s, so the data from the endpoint to the FPGA The transmission speed exceeds the host backup computer to usb windows 8 to the endpoint of the USB interrupt transmission pipeline maximum speed, not the USB transmission channel constitutes a bottleneck.

3. Configuration timing occurs

The configuration data needs to be written to the FPGA under the configuration timing [5]. GPIF is a programmable state machine that can acquire the status of five input pins (RDY) and generate any timing through the five output pins (CTL), so it can be used to generate FPGA timing. Table 1 shows the FPGA in SelectMap mode, the role of the configuration pin [5], as shown in Figure 1, CCLK connection EZ-USB interface clock IFCLK, D [7: 0] connection endpoint FIFO, other configuration pin Connect the RDY and CTL pins of the GPIF state machine. In order to ensure that the input of each pin has sufficient setup time for FPGA sampling, the FPGA clock input should be inverted with the internal clock of the GPIF.

This design uses a control endpoint (endpoint 0) and a large endpoint (endpoint 2) to transfer data. Where the control endpoint is necessary for all USB devices and is used to transfer USB requests and associated data when the device is enumerated. In this design, the control endpoint is also used to transfer specially designed USB vendor requests to control the configuration process, Configuration status. The large endpoint is used to transmit the configuration data. Because the configuration data needs timely and unmistakable transmission, it can use the interrupt transmission mode which can guarantee the transmission accuracy and the maximum delay at the same time, and set the endpoint cache to 1KB, 4 times the buffer, the maximum transmission interval For a micro frame (125us), and each transmission interval transmission of three payload 1KB packet (the last packet load may be less than 1KB), so that the configuration data in the USB channel transfer rate can reach 3 * 1KB * (1 / 125us) = 24000KB / s.

Configure the pin description

According to the configuration timing of the design of the GPIF state machine state transition diagram shown in Figure 2. Configuration clock is 48MHz, so the PROG low pulse to maintain 25 clock cycles, the status of the opportunity FIFO according to the end of the FIFO full state control FPGA FPGA pin to ensure that the FPGA in the FIFO configuration data output data sampling, the data output Byte count reaches the FPGA configuration bitstream file when the byte value is stopped, the 5 million gate of the XC3S5000 is 13271936 bit [5].

Original link: http: //www.eeboard.com/news/selectmap/

Search 'love board network' plus attention, the latest daily development board, intelligent hardware, hardware, activities and other information can let you master all hands. Recommended attention!

[WeChat scan the following figure can be directly concerned about]

Technology knew:

Master the initiative of the integrated circuit 02 special fruit

What are the chips in the field of chip foundry?

AMD ThreadRipper performance exposure: 1800X doubled

Black technology: mobile phone never power, the base station can be wireless charging!

Will be into the reality of the top ten 'black technology', get rid of your chin! (under)

  1. 02Dec
    by HermelindaFef0836

    Is Very Cheap Four Jingdong Selling 32GB USB Recommended

  2. 02Dec
    by ShellieBonney9317966

    Who Can Not Fool Me! Teach You To Choose A Mobile Storage Device

  3. No Image 02Dec
    by JanellNeilsen73

    How To Install The Win7 Original Pe Mirror System Tutorial

  4. 02Dec
    by PreciousR5929976

    IPhone16G Savior Sandisk IXpand U Disk Evaluation

  5. No Image 02Dec
    by CatherineMmn90627

    Easy Wireless Transmission Flash Di 64G Mobile Phone USB Only 145 Yuan

  6. No Image 27Oct
    by GeorgiaBrookman

    Tar Package Backup Directory When The Volume Package Compression (incremental Backup, And Automatically Split Into Multiple Files)

  7. 24Oct
    by AntoniettaCerda

    Hand To Teach You Fun SOCKET Model: Complete Port (Completion Port) Detailed

  8. 24Oct
    by Gaston68A1638982076

    Lenovo Mobile Phone A850 Open The USB Debugging Connection Not On The Computer How To Do

  9. 24Oct
    by JeffreyPinnock54154

    1 Control 4 Keyboard Synchronizer (no Drive)

  10. 24Oct
    by Ruby695625436640

    Xilinx, Arm, Cadence And TSMC Jointly Announced The World's First 7-nanometer Process CCIX Test Chip

  11. No Image 24Oct
    by KeriHawes35792127416

    Usblib Used

  12. No Image 09Oct
    by LonnaTkn51221587

    FBackup Automatic Backup Software Download V5 4 799 Chinese Version

  13. 09Oct
    by MaryjoTimperley009

    Computer Hard Disk Bad Inside All The Information Lost How To Do

  14. 09Oct
    by JoyceFitzRoy55492834

    Wang Haipeng

  15. 09Oct
    by LatashiaLuker55

    Elasticsearch And Mongodb Distributed Cluster Environment Data Synchronization

  16. No Image 09Oct
    by JDTStephaine0060830

    Copyright Printing

  17. 04Oct
    by TanishaPapst8475

    Nike Colts 12 Andrew Luck Royal Blue Team Color Mens Stitched NFL Limited Jersey Discount 20% Off

  18. 30Sep
    by CedricYarborough246

    China Nfl Jerseys From Viamao

  19. 27Sep
    by GlennaHaris3602814

    68 Cyril Richardson Jersey W0J

  20. 26Sep
    by KarineGresham77293

    What Is The Function Of Glucosamine In A Dog Diet Regime

Board Pagination Prev 1 2 Next
/ 2
GUIDE

START-UP with 공사박사

  • 사이트 제목 바꾸기

    대금 보호 서비스

    대금 보호 서비스를 이용하세요.
    혹시 수금이 안될까? 공사박사는 서울보증보험과 함께 대금 보호 서비스를 제공합니다.(자세히보기)

  • 메뉴 구조 구성하기

    장인들과의 만남

    10년 이상 장인들이 책임 시공합니다.
    공사 박사는 현장 경험 10년 이상인 장인분들 함께 만들어 가는 곳입니다.

  • 레이아웃 디자인 바꾸기

    평가 시스템 운영

    수요자 공급자 양방향 평가를 합니다.
    양방향 평가를 위해 수요자 공급자 모두의 가치를 끌어올립니다.

  • 초기화면 바꾸기

    무료 등록

    광고비가 없습니다.
    무료로 등록만 해 두시면 수요자와 공급자를 공사박사만의 특화된 시스템으로 매칭해 드립니다.

  • 기능과 디자인 추가하기

    일일 작업 리포트 제공

    진행 사항을 한눈에 확인 하실 수 있습니다.
    공사 박사가 제공하는 일일 작업 리포트로 공사 진행 사항부터 예상 완료 시점까지 체크할 수 있습니다.

  • 레이아웃 꾸미기

    자동 이력 관리

    자동 이력 관리 시스템으로 믿을 수가 있습니다. 공급자는 자신의 커리어를 관리할 수 있으며, 수요자는 공급자 선택에 신뢰가 생깁니다.

위로